CALEB DONOVICK, JACKSON MELCHERT, ROSS DALY, LENNY TRUONG, PRIYANKA RAINA, PAT HANRAHAN, and CLARK BARRETT, Stanford University, USA

Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.

CCS Concepts: • Hardware \rightarrow Functional verification; Hardware description languages and compilation.

Additional Key Words and Phrases: PEak, domain-specific languages, hardware design, formal methods

ACM Reference Format:

1 2

3

10

11 12

13

14

15 16

17 18

19

20

21 22

23 24

25

26

27

28 29

30

31

32 33

34

35

36

37 38

39

40

41 42

44

Caleb Donovick, Jackson Melchert, Ross Daly, Lenny Truong, Priyanka Raina, Pat Hanrahan, and Clark Barrett. 2024. PEak: A Single

1 INTRODUCTION

Domain-specific languages (DSLs) for hardware allow designers to build generators that are impossible to express using traditional hardware description languages such as SystemVerilog and VHDL [3, 40]. Such generators are of increasing importance as specialized chips become the norm in a post-Dennard-scaling world [24, 39]. DSLs can also provide better correctness guarantees through type safety (a well-known pain point in Verilog). These factors have led to an explosion of new DSLs for hardware design over the last decade [3, 16, 26, 31, 40].

Unfortunately, the design of most hardware DSLs has not sufficiently taken into account the impact on verification [30]. For example, using a Verilog simulator to debug DSL-generated designs is notoriously difficult, as information is lost or obscured during the compilation process. A first step towards addressing this challenge is to include support for writing properties that can be translated to SystemVerilog assertions (SVAs), and indeed several languages provide this (e.g., Chisel [15] and Magma [41]). More ambitious efforts aim to enable source-level debugging [42], which will likely be crucial for effective debugging of generated RTL, especially at later design stages.

On the other hand, DSL models are well-positioned to dramatically improve the *early-stage* verification experience. In particular, they can be leveraged to greatly improve debugging and verification during design space exploration (DSE). Traditionally, separate functional models play a key role during this phase, but a promising alternative supported

50 Manuscript submitted to ACM

51

Authors' address: Caleb Donovick, donovick@cs.stanford.edu; Jackson Melchert, melchert@stanford.edu; Ross Daly, rdaly525@cs.stanford.edu; Lenny 43 Truong, lenny@cs.stanford.edu; Priyanka Raina, praina@stanford.edu; Pat Hanrahan, hanrahan@cs.stanford.edu; Clark Barrett, barrett@cs.stanford.edu, Stanford University, Stanford, California, USA, 94305.

⁴⁵ Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not 46 made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components 47 of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on 48 servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

⁴⁹ © 2024 Copyright held by the owner/author(s). Publication rights licensed to ACM.



Fig. 1. PEak, ast_tools, and hwtypes transform a PEak specification into a compiled hwtypes program.

by some DSLs (e.g., pyMTL [31]) is to automatically extract a high-performance executable functional model from a DSL description. Moreover, with the right semantics and support, the user can even be provided with direct access to an automatically-generated formal model for the design, enabling novel and early uses of formal methods during the design exploration process. Current DSLs provide very limited support for such features.

In this paper, we introduce PEak, a Python-embedded DSL, with an accompanying set of open-source tools, including a compiler. PEak provides a single source of truth for compilation to RTL, functional simulation, and formal modeling. Designers who use PEak do not need to implement the same thing multiple times, and the different implementations are guaranteed to be consistent with each other. Furthermore, these capabilities directly enable novel formal-in-the-loop design methodologies.

PEak is partly motivated by work being done at the Stanford Agile Hardware center [4, 11, 17, 27],¹ where it has been used to generate coarse-grained reconfigurable array (CGRA) architectures² for three generations of chips, two of which were fabricated. Section 4 explains how the formal model generated by PEak was used to synthesize compiler components for different candidate architectures, thereby enabling a systematic and automatic exploration of the design space.

The rest of this paper is organized into the following sections: Section 2 describe hwtypes and ast_tools which PEak is built on; Section 3 describes the PEak language and how it can be extended; and Section 4 evaluates PEak as a tool for DSE, showing it can generate both high performance RTL as well as SMT models which are usable in a formal-in-the-loop design flow. We discuss related work and conclude in Sections 5 and 6, respectively.

2 HARDWARE TYPES AND AST-TOOLS

We first introduce two libraries we developed which serve as the foundation of PEak: hwtypes and ast_tools. hwtypes³ serves as both the type system and compilation target for PEak. ast_tools^4 is used for Python abstract syntax tree (AST) analysis and rewriting, which is used both to build the PEak compiler and to extend PEak's meta-programming facilities. These libraries are independent of PEak, and may be of interest on their own.

93 The interplay between PEak, ast_tools, and hwtypes is illustrated in Figure 1. A PEak specification is the input to 94 the PEak compiler. The PEak specification uses the hwtypes type system for things like Bit, BitVector, and algebraic 95 data types. The PEak compiler uses ast_tools, first to transform the Python AST of the PEak specification, and then 96 97 again to generate the final compiled specification in the hwtypes expression language. In the following subsections, we 98 describe hwtypes and ast_tools in detail. 99

- ³https://github.com/leonardt/hwtypes 103
- ⁴https://github.com/leonardt/ast_tools

2

53

54

55

56

57

58 59 60

61 62 63

64

65

66 67

68

69

70

71 72

73

74

75

76 77

78

79

80

81 82

83

84

85 86

87 88

89

90

¹aha.stanford.edu 100

²CGRAs [22, 32, 35] are a spatial architecture similar to FPGAs and are composed of processing element (PE) and memory tiles, and a configurable 101 routing network. 102

¹⁰⁴ Manuscript submitted to ACM

105 2.1 Hardware Types

106

134

135

136

137

138 139

140

141 142

143 144

145

146

147 148

149

The core of PEak is the Python-embedded expression language of hwtypes. hwtypes provides a uniform interface for: functional simulation, via direct execution in Python; formal analysis, via automatic translation to formulas in the language of satisfiability modulo theories (SMT) [6]; and RTL generation, via a compiler to Magma [41]. By unifying these types we ensure the equivalence of the generated functional, formal, and RTL models.

hwtypes defines abstract interfaces and type constructors for a number of types and kinds. This includes a Bit
 (Boolean) type, fixed-width BitVector types (signed and unsigned), arbitrary-precision floating-point types, and
 algebraic data types (ADTs). We first focus on the Bit and BitVector types (we discuss the use of ADTs in Section 3.2).
 Bit type provides the usual Boolean operators: and &, or |, xor ^, and not ~; equality operators: equals ==, and not
 equals !=; and an ite (if-then-else) method.

The SMT-LIB standard [5] defines a large set of arithmetic and bitwise functions on bitvectors. The hwtypes 118 119 BitVector interface defines a method for each of these functions. For instance, the equivalent of the SMT-LIB term 120 (bvadd x y) (bitvector addition), where x and y are of sort (_ BitVec 16), or 16-bit bitvectors, is the hwtypes 121 expression x.bvadd(y), where x and y are of the type BitVector[16]. More generally, if f is a function over bitvectors 122 defined by SMT-LIB, then there is an equivalent method named f on the hwtypes BitVector type. As a convenience, 123 124 these methods are also defined by overloading Python operators when appropriate. For example: x.bvadd(y) can be 125 invoked with x + y. The semantics of sign-dependent operators are defined by their type. For example, x < y invokes 126 x.bvslt(y) (signed less than) for signed x and x.bvult(y) (unsigned less than) for unsigned x. 127

There are three implementations of the BitVector and Bit types. The first implementation is a pure Python functional model over constant values. The second wraps pySMT [20] to generate SMT terms. Finally, Magma provides a third implementation which allows for the definition of circuits. This uniform interface allows for the same hwtypes program to be interpreted in multiple ways. The pure Python implementation is used to simulate a circuit, the SMT implementation is used to generate a formal model, and the Magma implementation is used to generate actual RTL.

The real power of hwtypes comes from its embedding in Python which facilitates the generation of complex formulas. For example, we can generate an adder tree over any number of inputs with the use of a recursive function as shown in Example 2.1. This can be easily generalized to perform reduction over any function as shown in Example 2.2.

It is important to note that hwtypes is an expression language only; all statements are executed in pure Python following typical Python semantics. This is in contrast to PEak (see Section 3, below), which breaks away from the semantics of pure Python and reinterprets the meaning of if statements as ites using AST rewriting.

2.2 AST Tools

In order to be able to reinterpret Python code, we developed the ast_tools library, which provides a generic infrastructure for composing passes that analyze and transform the Python abstract syntax tree (AST). The design is the result of our experience developing ad hoc AST rewrites for various DSLs (including PEak) and recognizing the need for a common infrastructure to serve these languages.

2.2.1 Pass Architecture. The entry point to the ast_tools library is the apply_passes function, which takes a list of
 passes to run and returns a decorator that is used to transform a function or class. The apply_passes function provides
 a generic prologue and epilogue, which handles logic common to most code transformers. The prologue parses the
 marked code into an AST and captures a closure of the environment. The epilogue serializes the transformed AST into
 code and executes it using the captured environment. Passes use a generic interface that consumes as arguments the
 Manuscript submitted to ACM

```
157
       def tadd(*args):
158
         n = len(args)
159
         if n == 0:
160
            return 0
161
         elif n == 1:
162
           return args[0]
163
         else:
164
           left = tadd(*args[:n//2])
165
           right = tadd(*args[n//2:])
166
           return left + right
167
168
                                           Example 2.1: hwtypes adder tree generator.
169
       def treduce(f, ident, *args):
170
         n = len(args)
171
         if n == 0:
172
           return ident
173
         elif n == 1:
174
           return args[0]
175
         else:
176
           largs = args[:n//2]
177
           rargs = args[n//2:]
178
           l = treduce(f,ident,*largs)
179
           r = treduce(f,ident,*rargs)
180
           return f(1, r)
181
182
183
                                         Example 2.2: hwtypes reduction tree generator.
184
185
       @apply_passes([loop_unroll()])
186
       def foo():
187
         for i in unroll([1,3,9]):
188
           print(i)
189
190
       def foo():
191
         print(1)
192
         print(3)
193
         print(9)
194
195
                                         Example 2.3: Code with loop unrolling applied.
196
197
198
       current AST, the current environment, and a metadata dictionary. A pass may modify any or all of these and return
199
200
       them as results to be used for the next pass or for the epilogue.
201
         In addition to the pass infrastructure, ast_tools provides several useful utilities such as the ability to generate a
202
      free name in the environment, which allows new variables to be introduced without clobbering existing mappings. It
203
      also includes a collection of generic transformation and visitor passes that perform common operations.
204
205
       2.2.2 Macros. The macro sub-package provides a simple mechanism for performing syntactic rewrites of the Python
206
      AST. When an explicit macro identifier is encountered, such as unroll in Example 2.3, the corresponding transformation
207
208
      Manuscript submitted to ACM
```

is invoked (loop_unroll). PEak employs the macro pattern to allow staged expansion of the specification. For example, if statements marked as macros will be evaluated before they are compiled, allowing the user to distinguish between conditional logic intended to describe the generation of the specification versus conditional logic intended to be part of the specification.

3 PEAK

 The high-level aim of PEak is to provide a natural object-oriented view of hardware, in which a circuit is defined as a Python class. PEak circuits declare sub-components in their __init__ method⁵ and define their behavior in their __call__ method.⁶ A circuit's inputs are the arguments to its call method and its outputs are the return values of the method. Sub-components are included simply by calling them as functions.

The underlying semantics of PEak is a synchronous hardware model that uses an implicit clock and implicit wiring. In a PEak program with state, a single call to the __call__ method represents one clock cycle, updating any state variables that have been declared in the __init__ method. The goal of PEak is to make writing hardware easier through a natural object-oriented view of the hardware. Therefore, PEak works best for specifying hardware that can be encapsulated into well-defined modules with instructions, inputs, and outputs. Due to the implicit clocking and wiring in PEak, designs with multiple clocks or combinational loops cannot be expressed.

In Example 3.1, we show a small example of PEak code. Code points of interest have been annotated with # n. We start by explaining ALU (# 4) and RegALU (# 7); then, in Section 3.3 we discuss the remaining code points. The ALU class performs either an add or a multiply on two data inputs (in_0, in_1) and is controlled by a single bit op. We show the results of compiling this ALU to Verilog using the MLIR [29] backend to Magma in Example 3.2.

The RegALU class instantiates an ALU and two Registers. RegALU is controlled by a two-bit signal instr, where bit 0 is the ALU op and bit 1 is an acc flag. RegALU passes the contents of its registers to the ALU and outputs the ALU's output. When the acc flag is set, it stores its output in reg_0; otherwise, it stores the first input. The observant reader will note that the registers in Example 3.1 are not called as functions. Instead, they are simply read and written as instance attributes. We provide this syntax to allow registers' next state to be dependent on current state (which is impossible with the __call__ syntax).

3.1 PEak Normal Form

The ast_tools library is used to convert a PEak program to a hwtypes program. This is achieved by first performing a typical single static assignment (SSA) transformation [38], i.e., introducing unique variables for every assignment and replacing control flow with phi statements. Next, all **return** statements are replaced with assignments to fresh identifiers. Next, the bodies of **if** blocks are inlined into their enclosing blocks, and phi nodes are replaced with it calls (a method on the primitive type Bit). Finally, we construct the return value by reconstructing the condition structure in a nested ite. In this form, the program is a pure hwtypes program. The transformed PEak code for ALU.__call__ in Example 3.1 is shown in Example 3.3.

Special care is needed to handle attribute writes (e.g., registers) as they do not behave like other names. At a high level, the compiler simply generates a fresh name for each written attribute which is initialized at the top of the program.

 $⁵_{-init_{-}}$ is the standard initializer method in Python, which is similar to but not quite equivalent to a constructor in C++. A more thorough explanation can be found in the Python reference manual [19].

⁶__call__ overloads the function call syntax, i.e., foo(args) \equiv foo.__call__(args).

```
261
      @family_closure(family_group) # 1
262
      def gen(family): # 2
263
        BV = family.BitVector
264
        T = BV[8]
265
        Bit = family.Bit
266
        Register = family.gen_register(T, 0)
267
268
        @family.compile(locals(), globals()) # 3
269
        class ALU(Peak): # 4
270
          def __call__(self,
271
               op: Bit, in_0: T, in_1: T) -> T: # 5
272
             if op:
273
               return in_0 + in_1
274
             else:
275
               return in_0 * in_1
276
277
        @family.compile(locals(), globals()) # 6
278
        class RegALU(Peak): # 7
279
          def __init__(self):
280
             self.alu = ALU()
281
             self.reg_0 = Register()
282
             self.reg_1 = Register()
283
284
          def __call__(self,
285
               instr: BV[2], in_0: T, in_1: T) -> T:
286
             op = instr[0]
287
             acc = instr[1]
288
             out = self.alu(
289
               op, self.reg_0, self.reg_1
290
             )
291
             if acc:
292
               self.reg_0 = out
293
             else:
294
               self.reg_0 = in_0
295
             self.reg_1 = in_1
296
             return out
297
        return RegALU
298
299
                                           Example 3.1: PEak code for ALU.
300
301
302
```

Next, it replaces all references to the attribute with references to the fresh name. Finally, it writes the generated name back to the attribute at the end of the program.

The existence of multiple returns complicates this basic scheme, as there are multiple "ends" of the program. Hence, 306 307 at each return location, the state of each attribute (i.e., the value held in the attribute's associated name) is stored in a 308 "final" name, so that the proper value may be written to the attribute at end of the program. Then, at the end of the 309 program the final names are multiplexed, in a similar matter to the rebuilding of return values, before being written 310 back. We show the transformation of the simple counter shown in Example 3.4 in Example 3.5. 311

312 Manuscript submitted to ACM

303

304

305

```
module ALU(
313
314
        input op,
315
        input [7:0] in_0, in_1,
316
        input CLK, ASYNCRESET,
317
        output [7:0] 0
318
        );
319
320
        wire [1:0][7:0] _GEN = {
321
           {in_0 + in_1}, {in_0 * in_1}
322
        };
323
        assign 0 = _GEN[op];
324
      endmodule
325
326
                            Example 3.2: ALU compiled to Verilog using the MLIR backend of Magma.
327
328
      class ALU(Peak):
329
        def __call__(self,
330
             op: Bit, in_0: T, in_1: T) -> T:
331
           cond_0 = op
332
           r_val_0 = in_0 + in_1
333
           r_val_1 = in_0 * in_1
334
           r_val_f = cond_0.ite(r_val_0, r_val_1)
335
           return r_val_f
336
337
         Example 3.3: ALU in PEak normal form as generated by the compiler modulo a slight simplification of generated names.
338
339
      @family.compile(locals(), globals())
340
      class Counter(Peak):
341
        def __init__(self):
342
           self.reg = Register()
343
344
        def __call__(self, en: Bit, rst: Bit) -> T:
345
           if rst:
346
             self.reg = T(0)
347
             return T(0)
348
349
           if en:
350
             state = self.reg
351
             if state < MAX_COUNT - 1:</pre>
352
                next_state = state + 1
353
             else:
354
               next_state = T(0)
355
             self.reg = next_state
356
             return state
357
           else:
358
             return self.reg
359
360
                                       Example 3.4: A counter with a reset and enable.
361
362
363
364
                                                                                           Manuscript submitted to ACM
```

```
365
      def __call__(self, en: Bit, rst: Bit) -> T:
366
        self_reg_0 = self.reg
367
        cond_0 = rst
368
        self_reg_1 = T(0)
369
        self_reg_f_0 = self_reg_1
370
        r_val_0 = T(0)
371
        cond_2 = en
372
        state_0 = self_reg_0
373
        cond_1 = state_0 < MAX_COUNT - 1</pre>
374
        next_state_0 = state_0 + 1
375
        next_state_1 = T(0)
376
        next_state_2 = cond_1.ite(
377
          next_state_0, next_state_1
378
        )
379
        self_reg_2 = next_state_2
380
        self_reg_f_1 = self_reg_2
381
        r_val_1 = state_0
382
        self_reg_f_2 = self_reg_0
383
        r_val_2 = self_reg_0
384
        self_reg_f = cond_0.ite(
385
          self_reg_f_0,
386
          cond_2.ite(self_reg_f_1, self_reg_f_2)
387
        )
388
        self.reg = self_reg_f
389
        r_val_f = cond_0.ite(
390
          r_val_0,
391
          cond_2.ite(r_val_1, r_val_2)
392
        )
393
        return r_val_f
394
```

Example 3.5: A counter in PEak normal form as generated by the compiler. The names have been simplified and additional line breaks have been inserted to increase readability.

397 398 399 400

401 402

403

404

405

408

395

396

3.2 Algebraic Data Types

PEak also supports algebraic data types (ADTs). As ADTs in PEak must be realizable in hardware, we limit them to finite (non-recursive) types. Beyond the usual benefits of abstraction and type safety, ADTs provide a natural abstraction for ISAs: a sum type can be used to specify categories of instructions with different layouts; and product types can used to 406 define the fields of each layout. Example 3.1 uses a single bit to control its operation. However, by doing so we fix the 407 encoding of the ISA. Instead, designers can define ISAs as ADTs as shown in Example 3.6.

Using ADTs to represent ISAs has two main benefits. First, it allows the decode logic to be modified without modifying 409 the functional specification (i.e., the __call__ method). For instance, to change the encoding of an ADD instruction 410 411 from op == 1 to op == \emptyset in the original example (3.1), we would need to update the line if op: to if ~op:. In contrast, 412 in Example 3.6, we just need to change the definition of AluOp. While these two edits are of similar complexity for the 413 toy examples shown here, the ADT-based specification is much more maintainable for more complex examples, as most 414 of the complexity tends to lie in the __call__ method. The second main benefit of using ADTs to describe ISAs is type 415 416 Manuscript submitted to ACM

```
417
      class AluOp(Enum):
418
        ADD = 1
419
        MUL = 0
420
421
      class RegCtrl(Enum):
422
        ACC = 1
423
        BYPASS = 0
424
425
      class Inst(Product):
426
        op = AluOp
427
        ctrl = RegCtrl
428
429
      . . .
      @family.compile(locals(), globals())
430
      class ALU(Peak):
431
        def __call__(self,
432
            op: AluOp, in_0: T, in_1: T) -> T:
433
           if op == AluOp.Add:
434
             return in_0 + in_1
435
           else:
436
             return in_0 * in_1
437
438
      @family.compile(locals(), globals())
439
      class RegALU(Peak):
440
        def __init__(self):
441
           self.alu = ALU()
442
           self.reg_0 = Register()
443
           self.reg_1 = Register()
444
445
        def __call__(self,
446
             instr: Inst, in_0: T, in_1: T) -> T:
447
           out = self.alu(
448
             instr.op, self.reg_0, self.reg_1
449
           )
450
           if instr.ctrl == RegCtrl.ACC:
451
             self.reg_0 = out
452
           else:
453
             self.reg_0 = in_0
454
           self.reg_1 = in_1
455
           return out
456
457
458
                                         Example 3.6: Defining an ISA as an ADT.
459
460
461
      safety. In the original example, it would be possible for a designer to accidentally use bit 0 as the acc flag and bit 1 as
462
463
      the op. In contrast, comparing a member of AluOp to a member of RegCtrl would lead to a type error.
464
```

465

466

467 468 When ADTs are compiled to hardware, they must be encoded as bitvectors. While PEak provides reasonable defaults for the encoding (e.g., **Product** types encoded as the concatenation of their fields), a designer may desire a specific bit-level encoding. PEak provides a simple interface to allow this.

469 3.3 PEak Internals and Extensions

We now explain the remaining code points in Example 3.1. We highlight a few simple requirements: PEak classes must inherit from the Peak class (# 4 and # 7), and the type annotations in the __call__ method (# 5) are *not* optional, as they are needed to generate ports in a Magma context.

474 Code point # 2 constructs a closure around the ALU and RegALU classes. It takes a single argument, which is a family 475 object. The family mechanism is the means by which the different interpretations (Python, SMT, Magma) for the 476 same PEak code are provided. Each family object contains one set of implementations for the primitives used by the 477 478 constructed module (minimally: Bit, BitVector, ADTs, registers). Note how all types are accessed through the family 479 object. family. compile (# 3 and # 6) invokes the PEak compiler, passing the current symbols to the compiler with 480 locals(), globals(). Each family can define its own compilation flow. For example, the SMT and Magma families 481 rewrite __call__ code into the PEak normal form. 482

483 Finally, the family_closure decorator (# 1) takes a single parameter, which associates the decorated closure with a 484 specific family group, an object (typically a module) with attributes PyFamily, SMTFamily, and MagmaFamily, providing 485 families with the Python, SMT, and Magma interpretations, respectively. Default implementations for each family 486 can be obtained by using a specific family group that is included with PEak. The purpose of an explicit family group 487 488 parameter is to allow extensions beyond this default implementation. For example, an extended family group could 489 include a floating point type which wraps verilog IP in a Magma context, uses the hwtypes floating point type in a 490 Python context, and constructs an uninterpreted function in an SMT context. 491

492 493

3.4 Verification and Testing of PEak Circuits

494 Verification is a complex task, and thorough verification of a hardware design often takes more time and resources than 495 are required to design it in the first place. One of the goals of PEak is to simplify functional testing and democratize 496 formal verification by making the experience nearly equivalent to writing functional tests. Functional testing is made 497 498 easier by raising the level of abstraction compared to Verilog testbenches and by providing several useful helper 499 functions to easily generate test vectors. Writing a functional testbench in PEak is as straightforward as instantiating 500 a PEak class, calling the PEak object with some instruction and inputs, and checking that the outputs are correct. 501 These features make PEak testbenches much simpler and easier to write than a conventional Verilog testbench. Formal 502 503 verification is also much easier thanks to the formal interpretation feature of PEak. A functional testbench can be 504 converted into a formal verification check simply by using the formal interpretation and using SMT Bit and BitVector 505 types. 506

As an example of both functional and formal verification, we check whether the code in Example 3.6 always writes its second input to reg_1, first using random testing then using formal verification. In Example 3.7, a Python instance of the ALU is instantiated. Next, all possible instructions are exhaustively generated by iterating over all values of AluOp and RegCtrl.⁷ Then, the registers are set to random initial states, and random inputs are passed to the ALU. Finally, we assert the postcondition that reg_1 contains the value of i1.

⁵¹³ In Example 3.8 we show the formal verification of this property which is similar to the random test. First, free SMT ⁵¹⁴ variables for the initial state, inputs, and instruction are constructed. Then, we set the initial state and execute the ⁵¹⁵ circuit. Finally, we use CVC4 [7] via pySMT to formally verify that reg_1 contains the value of i1 by asserting the ⁵¹⁷ negation of the property.

 ⁵¹⁸ ⁷The inner-loop uses the field_dict attribute of the RegCtrl type which returns a dict (mapping type) of names to enum members allowing
 ⁵¹⁹ programmatic generation of such tests.

⁵²⁰ Manuscript submitted to ACM

```
521
      py_alu = gen.Py()
522
      # iterate over all possible instructions
523
      for alu_op in (AluOp.ADD, AluOp.MUL):
524
        for reg_mode in RegCtrl.field_dict.values():
525
          # set initial state to random
526
          py_alu.reg_0 = random_bv(8)
527
          py_alu.reg_1 = random_bv(8)
528
          # use random input variables
529
          i0 = random_bv(8)
530
          i1 = random_bv(8)
531
          instr = Inst(alu_op, reg_mode)
532
          out = py_alu(instr, i0, i1)
533
          post_condition = py_alu.reg_1 == i1
534
          assert post_condition
535
536
                                     Example 3.7: Random testing of a PEak circuit.
537
538
      initial_reg_0 = SMTBitVector[8]()
539
      initial_reg_1 = SMTBitVector[8]()
540
      i0 = SMTBitVector[8]()
541
      i1 = SMTBitVector[8]()
542
      instr = make_symbolic(Inst)
543
544
      smt_alu = gen.SMT()
545
      # set the initial state to be symbolic
546
      smt_alu.reg_0 = initial_reg_0
547
      smt_alu.reg_1 = initial_reg_1
548
      # symoblically execute the circuit
549
      out = smt_alu(instr, i0, i1)
550
      post_condition = to_pysmt(smt_alu.reg_1 == i1)
551
552
      # pysmt code
553
      with Solver("cvc4") as s:
554
        s.add_assertion(Not(post_condition))
555
        if s.solve():
556
          print("Counter example found")
557
        else:
558
          print("Verified")
559
560
                         Example 3.8: Verification of a PEak circuit using the CVC4 backend of pySMT.
561
562
563
        The design of PEak makes it extremely natural to specify and verify hardware. The choice to embed PEak in Python
564
```

The design of PEak makes it extremely natural to specify and verify hardware. The choice to embed PEak in Python means that hardware designers familiar with Python can start writing PEak almost immediately. The choice to use implicit wiring and clocking means that the designer no longer needs to worry about low-level details and raises the level of abstraction to an appropriate level for the types of applications targeted by PEak. Enabling an object-oriented view of hardware design makes reuse of common sub-components and smaller circuit building blocks simple. The strong support for ADT types lends itself very well to the specifications of instructions for hardware-like processors, simplifying the specification and thereby reducing the risk of introducing bugs. The access to the AST enables designers to extend Manuscript submitted to ACM

PEak with powerful transformations, which enable higher design productivity. Finally, the multiple interpretations of 573 574 each PEak specification not only make designing and verifying circuits easier, but also enable powerful techniques like 575 rewrite rule synthesis, which we discuss in Section 4.2. 576

- 577
- 578 579 580

581

586

587 588

589

590

591

592 593

594

595

596

597 598

599

601

602 603

4 EVALUATION

PEak has been used in the design of three generations of CGRA-based programmable hardware accelerators: Garnet [4], 582 Amber [18], and Onyx [28]. Amber and Onyx were fabricated in 16 nm and 12 nm commercial CMOS technologies 583 584 respectively, and were verified in silicon. 585

CGRAs are a class of programmable accelerators composed of an array of tiles: processing element (PE) tiles, memory (MEM) tiles, and input/output (IO) tiles. PE tiles perform the arithmetic computation in the application, MEM tiles buffer data, and IO tiles send data to and from the array. These tiles communicate through a reconfigurable interconnect. PEak was used to specify the PE tiles for all three generations of CGRAs.

A CGRA PE operates at the word level and contains arithmetic operations found in a variety of applications. A typical PE contains an ALU with a variety of operations like add, multiply, shift, etc. It includes registers for integer operands, bit registers for bitwise operands, and a lookup table (LUT) for bitwise operations.

In each generation of CGRA, we extended the previous PEak PE to include more complex operations. For example, in the Garnet PE, the instruction set included only individual simple operations such as multiplication and addition. In the Amber PE, we wanted to include complex floating point operations like division, exponentiation, multiplication, natural log, and sine. The hardware for these operations was large and expensive, so we split each operation into smaller parts (e.g., get mantissa, subtract exponents, float to int, etc.). Then, we implemented these smaller operations within every 600 PE, with the idea that when these expensive operations were required, we could use several PEs to implement one complex operation. This kept area overhead low while extending the capability of the CGRA. PEak made experimenting and implementing these complex operations easy, as the functional model written in Python could be used directly for 604 the implementation. 605

In the Onyx chip, we extended the PEak PE instruction set to include larger operations such as multiply-add, min-max, 606 and multiply-shift. These operations made accelerating applications in the image processing and machine learning 607 domains much more efficient and performant. Implementing and experimenting with these operations in PEak was 608 609 simple, and leveraging the formal model of each PE made verification easy and fast. 610

As an indication that PEak is easy to use and to learn, the PEs for Garnet, Amber, and Onyx were developed by 13 611 students, 8 of whom did not participate in the development of PEak. For students who were familiar with Python, the 612 operation of PEak PEs were understood within minutes, and improvements could be made and designs could be tested 613 614 within hours. The design productivity that PEak enabled was instrumental in the fast development of each of these 615 accelerators. 616

PEak's unique capabilities have also enabled a number of research projects. Here, we present a summary of results 617 618 from two of these projects. First, we discuss the CGRA specialization framework APEX [33], which uses PEak to 619 generate high-performance RTL. Second, we describe our work on compiler rewrite rule synthesis [13], which uses 620 PEak's formal model to synthesize instruction selection rewrite rules efficiently. Finally, we compare a simple ALU 621 specified in PEak, PyRTL, and Chisel to highlight the advantages of PEak. 622

623



Fig. 2. Energy and runtime comparison between an FPGA, an unspecialized CGRA, an APEX-specialized CGRA, and an ASIC. Figure courtesy of Melchert et al. [33].

4.1 APEX

APEX aims to automatically specialize a CGRA's processing element (PE) architecture to an application or a class of applications. First, it uses frequent subgraph mining and analysis techniques to find common computational patterns in applications of interest. After finding frequent subgraphs, APEX merges these graphs into a new graph. This new graph acts as a specification of a specialized PE architecture capable of accelerating the applications.

APEX considers three axes while specializing PEs: number and type of operations within the PE, intraconnect within each PE, and number of inputs and outputs to and from the PE. Each has a direct effect on the complexity and capability of the PE and resulting CGRA.

After performing this analysis, APEX automatically converts the graph specification of each PE into a PEak program. At this point, APEX automatically inserts pipeline registers into the design to ensure high performance. The metaprogramming utilities in PEak, including loop unrolling and if-statement inlining, make this conversion possible.

Figure 2 shows the results of evaluating APEX on four image-processing applications: camera pipeline, harris corner detection, unsharp, and gaussian blur. For each application, we compare an APEX-specialized PE (CGRA-IP) to results obtained using an FPGA, an unspecialized CGRA, and an ASIC. We compare both the energy consumed and the application runtime. The specialized CGRA-IP consumes 18% to 47% less energy than a generic CGRA with no specialization, while providing comparable performance.

The metaprogramming capability of PEak and the ability to easily generate parameterized designs that explored the design space were crucial enablers for this project. The APEX application analysis framework consumes application dataflow graphs and produces a dataflow graph representation of the PE specialized to those applications. Translating this dataflow graph, which can contain a variety of different operations, can have any number of inputs/outputs, and can include various means of interconnection between the subcomponents, into a hardware description is not straightforward.



Fig. 3. Rewrite rule synthesis times for various IR instructions.

For example, the parameter space of inputs and outputs in a PE is beyond the expressive capabilities of Verilog, which cannot parameterize the number of ports on a module. In Verilog, a new specification generator would need to be created for every PE that requires a unique number of inputs and outputs. In PEak, such parameterization is trivial, as the input ADT of each PE can be constructed with one line of Python code.

698 4.2 Rewrite Rule Synthesis

A working application compiler for each generated PE is required to perform realistic benchmarking of PEs during 700 design space exploration. In this context, design space exploration means the systematic exploration and evaluation of 701 702 many PE designs in order to optimize an objective such as power, performance, or area. During the instruction selection 703 phase of code generation, rewrite rules are used to map computations described in an intermediate representation (IR) 704 to concrete inputs, outputs, and instructions on the PE. Each distinct PE requires its own set of rewrite rules. Creating 705 these rules manually is both labor-intensive and error-prone. Furthermore, manual construction would make automatic 706 707 design space exploration impossible. In a recent work [13], we show how these rewrite rules can be efficiently and 708 automatically synthesized, given a formal SMT model of the IR and the target PE. In that work, we conveniently use 709 PEak to describe both, making it easy to extract the SMT models. 710

As an example, consider the rewrite rule for a 16-bit subtraction targeting the ALU described in Example 4.1. The rule 711 specifies that the invert_0, invert_1, and op fields of Inst should be set to InverterCtrl.ident, InverterCtrl.invert, 712 713 and AluOp. ADD respectively. Instead of manually creating this rule, it can be synthesized by solving the following SMT 714 query: \exists inst. $\forall x, y$. by sub(16, x, y) = ALU(inst, x, y), where by sub is the SMT operator for bitvector subtraction and 715 ALU is the result of executing the PEak program with the SMT family interpretation (note that this is a simplified form 716 of the query and does not take into account several complications discussed in [13] such as operand ordering, arity 717 718 mismatches, and state). We show the construction of this query in Example 4.2. 719

Another challenge is handling instructions that use compile-time constants such as immediate fields (e.g., add immediate). Using the above formula, we would need a distinct query for each possible compile-time constant. Instead, we can modify the query by finding an instruction that works for every value of the constant, i.e., $\exists inst. \forall x, y, c.bvadd(16, x, c) =$ *ALU*(*inst*(*c*), *x*, *y*). To solve this query, we want to treat some fields of the instruction as universally quantified and others as existentially quantified. PEak's ability to represent instructions as ADTs makes this possible.

Figure 3 shows the results of synthesizing rewrite rules for a set of IR instructions. The maximum time is 1.1 seconds. Synthesizing all of the rules takes less than 30 seconds, fast enough to be used in the loop during design Manuscript submitted to ACM

690 691

692 693

694

695

696 697

699

677

678

679 680 681

```
729
      class AluOp(Enum):
730
        ADD = 0
731
        AND = 1
732
        OR = 2
733
734
      class InverterCtrl(Enum):
735
        ident = 0
736
        invert = 1
737
738
      class Inst(Product):
739
        invert_0 = InverterCtrl
740
        invert_1 = InverterCtrl
741
        op = AluOp
742
743
      @family_closure
744
      def gen(family):
745
        BV = family.BitVector
746
        T = BV[8]
747
        Bit = family.Bit
748
        @family.compile(locals(), globals())
749
        class ALU(Peak):
          def __call__(self,
750
751
               inst: Inst, in_0: T, in_1: T) -> T:
752
             if inst.invert_0 == InverterCtrl.invert:
753
               in_0 = \sim in_0
754
755
             if inst.invert_1 == InverterCtrl.invert:
756
               in_1 = \sim in_1
757
               cin = Bit(1)
758
             else:
759
               cin = Bit(0)
760
761
             if inst.op == AluOp.ADD:
762
               res, cout = add_with_carry(
763
                 in_0, in_1, cin
764
               )
765
               return res
766
             elif inst.op == AluOp.AND:
767
               return in_0 & in_1
768
             else:
769
               return in_0 | in_1
770
        return ALU
771
772
                         Example 4.1: An ALU supporting 6 operations: Add, Subtract, And, Or, Nand, Nor.
773
774
775
776
      space exploration, and a significant improvement over manual implementation of rules. This approach scales well to
777
      larger, more complex processors as well. We implemented a RISC-V processor with the RV32IM instruction set. It took
```

3 minutes to solve for all of the 37 rewrite rules for this architecture.

778

779 780

```
781
      i0 = SMTBitVector[8]()
782
      i1 = SMTBitVector[8]()
783
      instr = make_symbolic(Inst)
784
785
      smt_alu = gen.SMT()
786
      # symbolically execute the circuit
787
      out = smt_alu(instr, i0, i1)
788
789
      # construct the synthesis query (pysmt code)
790
      spec = to_pysmt(out == i0 - i1)
791
      universal_vars = [to_pysmt(i0), to_pysmt(i1)]
792
      query = ForAll(universal_vars, spec)
793
      with Solver("cvc4") as s:
794
        s.add_assertion(query)
795
        if s.solve():
796
          val = s.get_py_value(to_pysmt(instr))
797
          print("Rule found using instruction:")
798
          print(disassemble(val))
799
        else:
800
          print("No Rule")
```

Example 4.2: Rewrite rule synthesis query using PEak and pySMT.

PEak's formal interpretation was also critical to the success of this project. If this project were implemented using another HDL, one without a formal interpretation, a separate formal representation of each design would have to be created. Automatically generating the formal representation not only saves a significant amount of time and effort, but it also ensures that the formal representation matches the behavior of the hardware and functional model.

4.3 Comparison with PyRTL and Chisel

In this subsection, we show an example of a simple PE specified in three different languages: PEak, PyRTL [12], and
Chisel [3]. The goal is to illustrate how hardware specified in PEak differs from these other languages, and how a
hardware designer familiar with Python would find writing a PEak specification most natural.

PyRTL is a Python-embedded hardware design language intended to provide a more Pythonic method of specifying
 hardware. Rather than a high-level synthesis approach, in which a design is inferred from a high-level language, PyRTL
 instead provides a set of primitives in Python for constructing the hardware. Chisel is a popular Scala-based hardware
 description language which focuses on object-orientation, functional programming, and type safety.

In Example 4.3, we show the specification and functional verification code for a simple ALU written in PEak. This
 ALU takes as input an *instruction* specified as an ADT. The instruction encodes information about how many inputs the
 ALU is using and whether the ALU is performing an addition or multiplication.

Example 4.4 shows a PyRTL specification of the same ALU. While both the PyRTL and PEak languages are embedded in Python, the PEak code uses fewer non-native Python APIs, and its structure is much more similar to a native Python program. For example, inputs in PEak are specified as inputs to the __call__ method of the ALU class, while the inputs in the PyRTL specification are declared using pyrtl.Input. Additionally, the PEak ALU can be instantiated and called like a normal Python class, while the PyRTL ALU must be simulated using PyRTL APIs.

832 Manuscript submitted to ACM

16

801 802

803 804 805

806

807 808

809

810 811

```
833
        from peak import Peak, family_closure, Const, family
       from hwtypes.adt import Product, Enum
834
       import random
835
                                                              py_alu = ALU()
836
       familv = familv.PvFamilv()
                                                              for alu op in (AluOp.ADD. AluOp.MUL):
837
       T = family.BitVector[8]
                                                                for num_inputs in (NumInputsOp.TWO, NumInputsOp.THREE):
838
                                                                 inst = Inst(alu_op=alu_op, num_inputs=num_inputs)
       class AluOp(Enum):
                                                                  a = random.randint(0, 10)
839
         ADD = 0
                                                                  b = random.randint(0, 10)
840
         MUL = 1
                                                                 c = random.randint(0, 10)
841
                                                                  out = py_alu(inst, a, b, c)
842
       class NumInputsOp(Enum):
                                                                  if num_inputs == NumInputsOp.TWO:
         TWO = 0
                                                                    assert out == (a+b) if alu_op == AluOp.ADD else out == (a*b)
843
         THREE = 1
                                                                  else:
844
                                                                    assert out == (a+b+c) if alu_op == AluOp.ADD else out == (a*b+c)
845
       class Inst(Product):
846
         alu_op = AluOp
         num_inputs = NumInputsOp
847
848
       @family.compile(locals(), globals())
849
       class AddMul(Peak):
850
         def __call__(self, alu_op: AluOp, a: T, b: T) -> T:
851
           if alu_op == AluOp.ADD:
             return a + b
852
           else:
853
             return a * b
854
855
       @family.compile(locals(), globals())
       class ALU(Peak):
856
         def __init__(self):
857
           self.addmul = AddMul()
858
859
         def __call__(self, inst: Inst, a: T, b: T, c: T) -> T:
860
           if inst.num_inputs == NumInputsOp.TWO:
             c_temp = 0
861
            else:
862
             c_{temp} = c
863
           return self.addmul(inst.alu_op, a, b) + c_temp
864
```

Example 4.3: Left: PEak specification of a simple ALU. Right: PEak functional verification code for the simple ALU.

Example 4.5 shows a Chisel specification of the same ALU. As Chisel is embedded in Scala instead of Python, the syntax used in this specification is very different. A typical hardware designer is more likely to know Python than Scala, and therefore would have an easier time writing and understanding PEak than Chisel. PEak is less verbose than Chisel and thus results in shorter, more concise code.

For this example, PEak has clear advantages over the other two languages. The PEak specification and verification is more concise, and the support for ADT types simplifies both the process of passing the instruction to submodules and the logic for decoding the instruction. Furthermore, the focus on maintaining a Python-like approach to constructing hardware makes PEak very natural for hardware designers familiar with Python to learn and understand.

5 RELATED WORK

865

866 867 868

869 870

871

872

873

874 875

876

877

878 879 880

881

882

883 884 The design of PEak draws inspiration from the classic work of Bell and Newell [8], which similarly separated the logical description of an ISA from its semantics and bit-level representations. However, this idea seems to have been largely lost Manuscript submitted to ACM

885 import random import pyrt1 886 import enum 887 888 class AluOp(enum.IntEnum): 889 ADD = 0890 MUL = 1891 class NumInputsOp(enum.IntEnum): 892 TWO = 0893 THREF = 1894 def AddMul(a, b, op): 895 alu_out = pyrtl.WireVector(bitwidth=8, name='alu_out') 896 with pyrtl.conditional_assignment: 897 with op == AluOp.ADD: }) 898 alu_out |= a + b with op == AluOp.MUL: 899 alu_out |= a * b 900 return alu out 901 902 def ALU(alu_op, num_inputs, a, b, c): 903 c_temp = pyrtl.WireVector(bitwidth=8, name='c_temp') with pyrtl.conditional_assignment: 904 with num_inputs == NumInputsOp.TWO: 905 c temp |= 0 906 with num_inputs == NumInputsOp.THREE: 907 c temp l= c out = AddMul(a, b, alu_op) + c_temp 908 return out 909 910 a = pyrtl.Input(8, 'a') 911 b = pvrtl.Input(8, 'b')912 c = pyrtl.Input(8, 'c') alu_op = pyrtl.Input(1, 'alu_op') 913 num_inputs = pyrtl.Input(1, 'num_inputs') 914 out = pyrtl.Output(8, 'out') 915 916 out <<= ALU(alu_op, num_inputs, a, b, c)</pre> 917

```
sim_trace = pyrtl.SimulationTrace()
sim = pyrtl.Simulation(tracer=sim_trace)
cycle = 0
for alu_op in (AluOp.ADD, AluOp.MUL):
 for num_inputs in (NumInputsOp.TWO, NumInputsOp.THREE):
   a = random.randint(0, 10)
   b = random.randint(0, 10)
   c = random.randint(0, 10)
   sim.step({
      'a': a,
      'b': b,
      'c': c,
      'alu_op': alu_op,
      'num_inputs': num_inputs
   out = sim_trace.trace['out'][cycle]
    if num_inputs == 0:
     assert out == (a+b) if alu_op == 0 else out == (a*b)
    else:
     assert out == (a+b+c) if alu_op == 0 else out == (a*b+c)
   cycle += 1
```

918 919

920

Example 4.4: Left: PyRTL specification of a simple ALU. Right: PyRTL functional verification of the simple ALU.

over time and, to our knowledge, is not used in any modern system. PEak generalizes this idea from ISAs to arbitrary
 ADTs.

923 There are many HDLs designed for general-purpose hardware construction, the most popular being Verilog. However, 924 Verilog has extremely limited meta-programming capabilities, weak type systems, and poorly defined semantics. More 925 modern languages with strong type systems like Magma [40] and Chisel [3] ease meta-programming by being embedded 926 927 in Python and Scala, respectively. These languages define hardware as a graph of modules which is explicitly wired 928 together. In contrast, PEak uses an implicit wiring model to avoid combinational loops. This is a deliberate design 929 decision to keep designs readable and to ensure deterministic behavior.⁸ PEak also provides access to a formal model, a 930 feature not available in other HDLs. 931

PEak is also inspired by Lava [9], a Haskell-based DSL which supports multiple interpretations similar to PEak. Lava
 programs, like Magma and Chisel programs, describe hardware structurally. CλaSH [2] is another Haskell-based DSL

⁹³⁵ ⁸This means that certain design patterns that use combinational loops, flip-flops constructed from NAND gates for example, are not expressible in PEak.

```
936 Manuscript submitted to ACM
```

967 968

969 970 971

972 973

974

975

976

977 978

```
937
        import chisel3._
                                                import chisel3.iotesters.{PeekPokeTester, Driver, ChiselFlatSpec}
938
       class AddMul extends Module {
                                                class ALUTests(alu: ALU) extends PeekPokeTester(alu) {
939
         val io = IO(new Bundle {
                                                  for (alu_op <- 0 until 2) {</pre>
940
           val a = Input(UInt(8.W))
                                                    for (num inputs <- 0 until 2) {</pre>
941
           val b = Input(UInt(8.W))
                                                      val a = rnd.nextInt(10)
942
           val alu_op = Input(UInt(1.W))
                                                      val b = rnd.nextInt(10)
           val out = Output(UInt(8.W))
                                                      val c = rnd.nextInt(10)
943
         })
944
         when (io.alu_op === 0.U) {
                                                      var output = 0
945
           io.out := io.a + io.b
                                                      if (alu_op == 0) {
946
         } .otherwise {
                                                        output = (a+b)
           io.out := io.a * io.b
                                                      } else {
947
                                                        output = (a*b)
         }
948
       }
                                                      }
949
                                                      if (num_inputs == 1) {
950
       class ALU extends Module {
                                                        output += c
951
         val io = IO(new Bundle {
                                                      }
           val a = Input(UInt(8.W))
                                                      poke(alu.io.a, a)
952
           val b = Input(UInt(8.W))
                                                      poke(alu.io.b. b)
953
           val c = Input(UInt(8.W))
                                                      poke(alu.io.c, c)
954
           val alu_op = Input(UInt(1.W))
                                                      poke(alu.io.alu_op, alu_op)
955
           val num_inputs = Input(UInt(1.W))
                                                      poke(alu.io.num_inputs, num_inputs)
           val out = Output(UInt(8.W))
                                                      step(1)
956
         })
                                                      expect(alu.io.out. output)
957
         val alu = Module(new AddMul)
                                                    }
958
         alu.io.alu_op := io.alu_op
                                                  }
959
                                                }
         alu io a ·= io a
960
         alu.io.b := io.b
         val c temp = Wire(UInt(8.W))
                                                class ALUTester extends ChiselFlatSpec {
961
         when (io.num_inputs === 0.U) {
                                                  behavior of "ALU"
962
           c_temp := 0.U
                                                  backends foreach {backend =>
963
                                                    it should s"perform correct math operation on dynamic operand in $backend" in {
         } .otherwise {
964
                                                      Driver(() => new ALU, backend)((alu) => new ALUTests(alu)) should be (true)
           c_temp := io.c
         3
965
                                                    }
         io.out := alu.io.out + c_temp
                                                  }
966
       }
                                                }
```

Example 4.5: Left: Chisel specification of a simple ALU. Right: Chisel functional verification of the simple ALU.

which is less structural than Lava. It allows the use of case statements and pattern matching, enabling the construction of complex control structures which are difficult to build structurally. However, it does not have direct support for formal analysis like PEak and Lava. Both of these languages have limited type systems. In particular, they lack the ADT capability supported by PEak. Finally, while Haskell is appealing to DSL designers, as it enables elegant metaprogramming through the use of type class polymorphism and higher order functions, practice has shown that getting working engineers to adopt a Haskell-based DSL is challenging.

979 For example, Bluespec SystemVerilog (BSV) [34], a term rewriting system (TRS) that describes circuits as a set of 980 guarded atomic actions (rules), originally had a Haskell-like syntax. However, to appeal to a wider audience, it has since 981 adopted an imperative syntax that is closer to behavioral Verilog. BSV rules describe a circuit's behavior as state updates 982 983 and outputs predicated on current states and inputs. Abstractly, these rules are atomic and are applied sequentially, one 984 rule at a time. However, in practice this would lead to extremely inefficient hardware. Therefore, the BSV compiler 985 attempts to schedule these rules concurrently when possible. When multiple rules can update the same state element 986 they must be scheduled sequentially. The choice of schedule can have significant impact on the quality of the resulting 987 988 Manuscript submitted to ACM

hardware. Kôika [10] is a BSV derivative which aims to eliminate this by giving engineers direct control over the
 schedule.

A related line of work is high-level synthesis [14] (HLS) which allows designers to describe the behavior of circuits using a high-level programming language such as C, C++, SystemC, or Matlab. HLS programs describe the algorithmic behavior of a circuit, eschewing low-level details like pipelining and resource allocation. An HLS compiler then determines some minimal set of resources which are capable of performing the described algorithm and an associated schedule of computation, i.e. where and when each operation in the source program takes place. While HLS is a popular design paradigm and can provide significant engineering efficiency gains, it often produces low-performance RTL [1].

999 Contemporary work on ISA specification falls into two main categories: ad hoc specification of existing ISAs [21, 36] 1000 and frameworks which are more analogous to PEak for specifying ISAs such as SAIL [23], ILA [25], and ISA-Formal [37]. 1001 These systems use declarative descriptions of the semantics of instructions as state updates predicated on the bit-1002 level representation of an instruction. These are powerful tools, but they cannot be used to generate RTL. While this 1003 1004 disconnect makes sense when verifying new RTL against an existing ISA specification, it is tedious when the ISA 1005 itself being developed, as for each new candidate ISA, both its RTL and its specification must be written separately. In 1006 contrast, PEak uses a procedural model in which bit-level encodings are decoupled from the behavioral specification. 1007 Further, PEak can be used both for specification and RTL-generation. 1008

1009 1010

1011

6 CONCLUSION

PEak is built on top of hwtypes and ast_tools. hwtypes provides a Pythonic interface to functional simulation, 1012 1013 formal SMT models, and RTL generation via Magma. ast_tools provides infrastructure for Python AST analysis and 1014 transformations and enables the reinterpretation of Python control flow. PEak provides designers with the means to 1015 specify a single source of truth for hardware design, which has proven to be a useful paradigm for enabling novel 1016 automated design methodologies which incorporate formal methods. The design decisions made when creating PEak, 1017 1018 including the focus on an object-oriented view of the hardware, raising of the level of abstraction through an implicit 1019 clocking and wiring model, multiple interpretations including a functional, hardware, and formal model, strong support 1020 for ADT types, and access to the AST, have all been instrumental in making PEak an excellent language for hardware 1021 design. PEak is easy to learn and has features that simplify both design productivity and verification. PEak has enabled 1022 us to develop three generations of CGRA architectures, a PE specialization framework, and a rewrite rule synthesis 1023 1024 technique. We hope that PEak, along with hwtypes and ast_tools, will also encourage future work in this domain. 1025

1026 1027

1032

1037

7 ACKNOWLEDGMENTS

This work was supported by funding from SRC JUMP 2.0 PRISM Center, NSF CAREER (award number: 2238006), DARPA
 DSSoC, Stanford Agile Hardware (AHA) Center, Stanford SystemX Alliance and Apple Stanford EE PhD Fellowship in
 Integrated Systems.

1033 REFERENCES

- 1034
 [1] Abhinav Agarwal, Man Cheuk Ng, et al. 2010. A comparative evaluation of high-level hardware synthesis using reed-solomon decoder. *IEEE Embedded Systems Letters* 2, 3 (2010), 72–76.
 1036
 1037
 - [2] Christiaan Baaij, Matthijs Kooijman, Jan Kuper, Arjan Boeijink, and Marco Gerards. 2010. ClaSH: Structural descriptions of synchronous hardware using haskell. In 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. IEEE, 714–721.
- [3] Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avižienis, John Wawrzynek, and Krste Asanović. 2012. Chisel:
 Constructing hardware in a Scala embedded language. In *Design Automation Conference (DAC) 2012*. IEEE, 1212–1221.

- Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Ross Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan,
 Teguh Hofstee, Mark Horowitz, Dillon Huff, Fredrik Kjolstad, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Jackson Melchert, Ankita Nayak, Aina
 Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen Richardson, Raj Setaluri, Jeff Setter, Kavya Sreedhar, Maxwell Strange, James Thomas,
 Christopher Torng, Leonard Truong, Nestan Tsiskaridze, and Keyi Zhang. 2020. Creating an Agile Hardware Design Flow. In *Design Automation Conference (DAC).*
- [5] Clark Barrett, Pascal Fontaine, and Cesare Tinelli. 2016. The Satisfiability Modulo Theories Library (SMT-LIB). www.SMT-LIB.org.
- [6] Clark Barrett, Roberto Sebastiani, Sanjit Seshia, and Cesare Tinelli. 2021. Satisfiability Modulo Theories. In *Handbook of Satisfiability, Second Edition*, Armin Biere, Marijn J. H. Heule, Hans van Maaren, and Toby Walsh (Eds.). Frontiers in Artificial Intelligence and Applications, Vol. 336. IOS Press, Chapter 33, 825–885. http://www.cs.stanford.edu/~barrett/pubs/BSST21.pdf
- [7] Clark W. Barrett, Christopher L. Conway, Morgan Deters, Liana Hadarean, Dejan Jovanovic, Tim King, Andrew Reynolds, and Cesare Tinelli. 2011.
 CVC4. In Computer Aided Verification 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings (Lecture Notes in Computer Science, Vol. 6806), Ganesh Gopalakrishnan and Shaz Qadeer (Eds.). Springer, 171–177. https://doi.org/10.1007/978-3-642-22110-1_14
- [8] C. Gordon Bell and Allen Newell. 1970. The PMS and ISP Descriptive Systems for Computer Structures (*AFIPS'70 (Spring*)). Association for
 Computing Machinery, New York, NY, USA, 351–374. https://doi.org/10.1145/1476936.1476993
- 1054 [9] Per Bjesse, Koen Claessen, Mary Sheeran, and Satnam Singh. 1998. Lava: hardware design in Haskell. ACM SIGPLAN Notices 34, 1 (1998), 174–184.
- 101 Thomas Bourgeat, Clément Pit-Claudel, and Adam Chlipala. 2020. The essence of Bluespec: a core language for rule-based hardware design. In
 Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. 243–257.
- [11] Alex Carsello, Kathleen Feng, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, and Priyanka Raina. 2022. Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra. In 2022 IEEE Symposium on VLSI Technology and Circuits.
- [12] John Clow, Georgios Tzimpragos, Deeksha Dangwal, Sammy Guo, Joseph McMahan, and Timothy Sherwood. 2017. A pythonic approach for rapid hardware prototyping and instrumentation. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL). 1–7.
 https://doi.org/10.23919/FPL.2017.8056860
- [13] Ross Daly, Caleb Donovick, Jackson Melchert, Rajsekhar Setaluri, Nestan Tsiskaridze Bullock, Priyanka Raina, Clark Barrett, and Pat Hanrahan. 2022.
 Synthesizing Instruction Selection Rewrite Rules from RTL using SMT. In *Proceedings of the 22nd Conference on Formal Methods in Computer-Aided* Design (FMCAD). 139–150.
- [14] Luka Daoud, Dawid Zydek, and Henry Selvaraj. 2014. A survey of high level synthesis languages, tools, and compilers for reconfigurable high performance computing. In Advances in Systems Science: Proceedings of the International Conference on Systems Science 2013 (ICSS 2013). Springer, 483–492.
- Andrew Dobis, Kevin Laeufer, Hans Jakob Damsgaard, Tjark Petersen, Kasper Juul Hesse Rasmussen, Enrico Tolotto, Simon Thye Andersen, Richard
 Lin, and Martin Schoeberl. 2023. Verification of Chisel Hardware designs with ChiselVerify. *Microprocessors and Microsystems* 96 (2023), 104737.
- [107] [16] David Durst, Matthew Feldman, Dillon Huff, David Akeley, Ross Daly, Gilbert Louis Bernstein, Marco Patrignani, Kayvon Fatahalian, and Pat
 Hanrahan. 2020. Type-directed scheduling of streaming accelerators. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language
 Design and Implementation. 408–422.
- [17] Kathleen Feng, Alex Carsello, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita
 Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen
 Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, and Priyanka Raina. 2022. Amber: Coarse-Grained Reconfigurable Array-Based SoC for
 Dense Linear Algebra Acceleration. In 2022 IEEE Hot Chips 34 Symposium (HCS).
- [18] Kathleen Feng, Taeyoung Kong, Kalhan Koul, Jackson Melchert, Alex Carsello, Qiaoyi Liu, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zach A. Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Christopher Torng, Mark Horowitz, and Priyanka Raina. 2024. Amber: A 16-nm System-on-Chip With a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra. *IEEE Journal of Solid-State Circuits* 59, 3 (2024), 947–959. https: //doi.org/10.1109/JSSC.2023.3313116
- [19] Python Software Foundation. 2023. The Python Language Reference. https://docs.python.org/3/reference/datamodel.html#basic-customization.
- [20] Marco Gario and Andrea Micheli. 2015. PySMT: A solver-agnostic library for fast prototyping of SMT-based algorithms. In SMT Workshop 2015.
- [21] Shilpi Goel, Warren A. Hunt, Matt Kaufmann, and Soumava Ghosh. 2014. Simulation and formal verification of x86 machine-code programs that
 make system calls. In 2014 Formal Methods in Computer-Aided Design (FMCAD). 91–98.
- [22] Venkatraman Govindaraju, Chen-Han Ho, Tony Nowatzki, Jatin Chhugani, Nadathur Satish, Karthikeyan Sankaralingam, and Changkyu Kim. 2012.
 DySER: Unifying functionality and parallelism specialization for energy-efficient computing. *IEEE Micro* 32, 5 (2012), 38–51.
- [23] Kathryn E Gray, Gabriel Kerneis, Dominic Mulligan, Christopher Pulte, Susmit Sarkar, and Peter Sewell. 2015. An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors. In *Proceedings of the 48th International Symposium on Microarchitecture*. 635–646.
 - ³⁹ [24] John L Hennessy and David A Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62, 2 (2019), 48–60.
- [25] Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, and Sharad Malik. 2018. Instruction-Level Abstraction (ILA):
 A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Des. Autom. Electron. Syst. 24, 1, Article 10 (Dec 2018), 24 pages.

1093 https://doi.org/10.1145/3282444

- [26] David Koeplinger, Matthew Feldman, Raghu Prabhakar, Yaqi Zhang, Stefan Hadjis, Ruben Fiszel, Tian Zhao, Luigi Nardi, Ardavan Pedram, Christos
 Kozyrakis, et al. 2018. Spatial: A language and compiler for application accelerators. In *Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation*. 296–311.
- [27] Kalhan Koul, Jackson Melchert, Kavya Sreedhar, Leonard Truong, Gedeon Nyengele, Keyi Zhang, Qiaoyi Liu, Jeff Setter, Po-Han Chen, Yuchen Mei,
 Maxwell Strange, Ross Daly, Caleb Donovick, Alex Carsello, Taeyoung Kong, Kathleen Feng, Dillon Huff, Ankita Nayak, Rajsekhar Setaluri, James
 Thomas, Nikhil Bhagdikar, David Durst, Zachary Myers, Nestan Tsiskaridze, Stephen Richardson, Rick Bahr, Kayvon Fatahalian, Pat Hanrahan, Clark
 Barrett, Mark Horowitz, Christopher Torng, Fredrik Kjolstad, and Priyanka Raina. 2023. AHA: An Agile Approach to the Design of Coarse-Grained
 Reconfigurable Accelerators and Compilers. ACM Trans. Embed. Comput. Syst. (2023).
- [28] Kalhan Koul, Maxwell Strange, Jackson Merlchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po-Han Chen, Huifeng Ke, Keyi Zhang,
 Qiaoyi Liu, Gedeon Nyengelek, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel Emer, Fredrik
 Kjolstad, Mark Horowitz, and Priyanka Raina. 2024. Onyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and
 Sparse Applications. In *IEEE Symposium on VLSI Technology & Circuits (VLSI)*. IEEE.
- 1105
 [29] Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and

 1106
 Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In 2021 IEEE/ACM International Symposium on

 1107
 Code Generation and Optimization (CGO). 2–14. https://doi.org/10.1109/CGO51591.2021.9370308
- [30] Derek Lockhart, Stephen Twigg, Doug Hogberg, George Huang, Ravi Narayanaswami, Jeremy Coriell, Uday Dasari, Richard Ho, Doug Hogberg, George Huang, Anand Kane, Chintan Kaur, Tao Kaur, Adriana Maggiore, Kevin Townsend, and Emre Tuncer. 2018. Experiences Building Edge TPU with Chisel. In 2018 Chisel Community Conference (CCC).
- [31] Derek Lockhart, Gary Zibrat, and Christopher Batten. 2014. PyMTL: A unified framework for vertically integrated computer architecture research.
 In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 280–292.
- [32] Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW
 processor and coarse-grained reconfigurable matrix. In *International Conference on Field Programmable Logic and Applications*. Springer, 61–70.
- [33] Jackson Melchert, Kathleen Feng, Caleb Donovick, Ross Daly, Ritvik Sharma, Clark Barrett, Mark A Horowitz, Pat Hanrahan, and Priyanka Raina.
 2023. APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph Analysis. In *Proceedings of the* 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3. 33–45.
- 1117
 [34]
 Rishiyur Nikhil. 2004. Bluespec System Verilog: efficient, correct RTL from high level specifications. In Proceedings. Second ACM and IEEE International

 1118
 Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE'04. IEEE, 69–70.
- [11] [35] Raghu Prabhakar, Yaqi Zhang, David Koeplinger, Matt Feldman, Tian Zhao, Stefan Hadjis, Ardavan Pedram, Christos Kozyrakis, and Kunle Olukotun.
 2017. Plasticine: A reconfigurable architecture for parallel patterns. In 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). IEEE, 389–402.
- 1121
 [36] Alastair Reid. 2016. Trustworthy specifications of ARM® v8-A and v8-M system level architecture. In 2016 Formal Methods in Computer-Aided

 1122
 Design (FMCAD). 161–168.
- [112] [37] Alastair Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes, Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrabel, and Ali
 [112] Zaidi. 2016. End-to-end verification of processors with ISA-Formal. In *International Conference on Computer Aided Verification*. Springer, 42–58.
- 1125
 [38] Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. 1988. Global Value Numbers and Redundant Computations. In Proceedings of the 15th

 1126
 ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (San Diego, California, USA) (POPL'88). Association for Computing

 1127
 Machinery, New York, NY, USA, 12–27. https://doi.org/10.1145/73560.73562
- [112] [39] Ofer Shacham, Omid Azizi, Megan Wachs, Wajahat Qadeer, Zain Asgar, Kyle Kelley, John P Stevenson, Stephen Richardson, Mark Horowitz,
 Benjamin Lee, et al. 2010. Rethinking digital design: Why design must change. *IEEE Micro* 30, 6 (2010), 9–24.
- [40] Lenny Truong and Pat Hanrahan. 2019. A golden age of hardware description languages: Applying programming language techniques to improve design productivity. In 3rd Summit on Advances in Programming Languages (SNAPL 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik.
- [41] Lenny Truong, Steven Herbst, Rajsekhar Setaluri, Makai Mann, Ross Daly, Keyi Zhang, Caleb Donovick, Daniel Stanley, Mark Horowitz, Clark
 Barrett, et al. 2020. fault: A Python Embedded Domain-Specific Language for Metaprogramming Portable Hardware Verification Components. In
 International Conference on Computer Aided Verification. Springer, 403–414.
- [42] Keyi Zhang, Zain Asgar, and Mark Horowitz. 2022. Bringing Source-Level Debugging Frameworks to Hardware Generators. In *Proceedings of the* 59th ACM/IEEE Design Automation Conference (San Francisco, California) (DAC '22). Association for Computing Machinery, New York, NY, USA,
 1171–1176. https://doi.org/10.1145/3489517.3530603
- 1138 Received 1 February 2024
- 1139

- 1140
- 11411142
- 1143
- 1144 Manuscript submitted to ACM